Optimization for power is one of the most important design objectives in modern digital signal processing (DSP) applications. The\ndigital finite duration impulse response (FIR) filter is considered to be one of the most essential components of DSP, and\nconsequently a number of extensive works had been carried out by researchers on the power optimization of the filters. Datadriven\nclock gating (DDCG) and multibit flip-flops (MBFFs) are two low-power design methods that are used and often treated\nseparately. The combination of these methods into a single algorithm enables further power saving of the FIR filter. The experimental\nresults show that the proposed FIR filter achieves 25% and 22% power consumption reduction compared to that using\nthe conventional design.
Loading....